|
CPU uArch Design Engineer at InCore Semiconductors. CV | Blog | GitHub | Personal Email | Work Email | LinkedIn | Goodreads |
|
Blog Homepage
A Compelling Case for Using BSV in Academia: Insights from Redesigning a Capstone Project
A descriptive guide on the BSV redesign of the MDSA sorter, achieving a 25% reduction in gate-count compared to the legacy Verilog implementation, with one simple optimization.