A descriptive guide on redesigning the Multi Dimensional Sorting Algorithm (MDSA) implementation in Bluespec SystemVerilog (BSV), and performs a comparative study with the legacy Verilog implementation from my B.Tech Capstone Project. This work achieves a 25% reduction in gate-count with one simple micro-architectural trick.